Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog, 2nd Edition (The International Series in Engineering and Computer Science)
View more
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog, 2nd Edition (The International Series in Engineering and Computer Science)
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
View more
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
Verilog HDL - A Guide To Digital Design And Synthesis
View more
Verilog HDL - A Guide To Digital Design And Synthesis
Design Through Verilog HDL
View more
Design Through Verilog HDL
FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version
View more
FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version
FPGA Prototyping by Verilog Examples: Xilinx SpartanTM-3V ersion - Pong P. Chu
View more
FPGA Prototyping by Verilog Examples: Xilinx SpartanTM-3V ersion - Pong P. Chu
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
View more
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
Hardware Verification with System VERILOG: An Object-Oriented Framework
View more
Hardware Verification with System VERILOG: An Object-Oriented Framework
Verilog HDL 高级数字设计 Advanced Digital Design with the Verilog HDL
View more
Verilog HDL 高级数字设计 Advanced Digital Design with the Verilog HDL
IEEE Std 1364-2001: Verilog Hardware Description Language
View more
IEEE Std 1364-2001: Verilog Hardware Description Language
搭建你的数字积木 数字电路与逻辑设计(Verilog HDL&Vivado版)
View more
搭建你的数字积木 数字电路与逻辑设计(Verilog HDL&Vivado版)
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
View more
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
数字逻辑基础与Verilog设计 原书第3版
View more
数字逻辑基础与Verilog设计 原书第3版
Verilog Hardware Description Language. IEEE 1364
View more
Verilog Hardware Description Language. IEEE 1364
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
View more
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
Verilog Coding for Logic Synthesis
View more
Verilog Coding for Logic Synthesis